Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

Hardware implementation of verilog, Exams of Digital Electronics

Hardware implementation of Verilog using modelsim and intel quartus prime

Typology: Exams

2023/2024

Uploaded on 12/07/2024

kongkan-kalita
kongkan-kalita 🇮🇳

5

(1)

2 documents

1 / 2

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
1. Create your own two-input Verilog module with names called XOR2, AND2, and OR2 using
two input NOR gate. Design a full adder (FA) module using module instantiation of XOR2,
AND2, and OR2. Design a 4-bit adder using the FA module. Write testbench and verify the
logic.
2. Create your own module MUX_2 using NAND gate to realize 2:1 Multiplexer. Design 4:1
Multiplexer module with name MUX_4 using MUX_2 module. Design 8:1 Multiplexer using
using MUX_2 and MUX_4 module. Write testbench to verify the logic.
3. Write Structural level Verilog for the following circuit and verify it by writing test bench
4. Circuits to compute the next value for a 16-bit program counter. RESET and BRANCH are 1-
bit signals, PC and NEXT_PC are 16-bit signals, and OFFSET is an 8-bit signal in 2’s
complement format (i.e., it can be either positive or negative). Write Datflow level Verilog code
and verify it by writing testbench.
pf2

Partial preview of the text

Download Hardware implementation of verilog and more Exams Digital Electronics in PDF only on Docsity!

1. Create your own two-input Verilog module with names called XOR2, AND2, and OR2 using

two input NOR gate. Design a full adder (FA) module using module instantiation of XOR2, AND2, and OR2. Design a 4-bit adder using the FA module. Write testbench and verify the logic.

2. Create your own module MUX_2 using NAND gate to realize 2:1 Multiplexer. Design 4:

Multiplexer module with name MUX_4 using MUX_2 module. Design 8:1 Multiplexer using using MUX_2 and MUX_4 module. Write testbench to verify the logic.

  1. Write Structural level Verilog for the following circuit and verify it by writing test bench
  2. Circuits to compute the next value for a 16-bit program counter. RESET and BRANCH are 1- bit signals, PC and NEXT_PC are 16-bit signals, and OFFSET is an 8-bit signal in 2’s complement format (i.e., it can be either positive or negative). Write Datflow level Verilog code and verify it by writing testbench.
  1. Consider the following display module which displays the output in decimal number either 0,1, or 2. The truth table for display module as follows Write dataflow level Verilog code and verify it with testbench module.